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Available online 2 September 2015In this paper we perform trap sensitivity simulation analysis of square nanowire transistors (NWT),
comparing Poisson–Schrödinger (PS) and classical solutions. Both approaches result in a very different
electrostatic behaviour due to strong quantum conﬁnement effects in ultra-scaled NWTs such as the Si
NWTs presented in this work. Statistical distributions of traps are investigated, modelling the steady
state impact of Random Telegraph Noise and Bias Temperature Instabilities for two crystal orientations.
Statistical simulations are performed to evaluate the reliability impact on threshold voltage and ON current,
emphasising the importance of both conﬁnement and trap distribution details for the proper assessment of
reliability in nanowire transistors.
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Aggressive downscaling of transistors in advanced CMOS tech-
nologies has reached dimensions at which the discreteness of charge
and matter has to be carefully considered. Statistical variations due
to single atom properties and positions in the critical regions of the
transistors have to be taken into account to understand the sig-
niﬁcant increase in the dispersion of parameters of ultra-scaled
transistors [1–3]. This led to the introduction of new transistor archi-
tectures such as FDSOI, FinFET, and nano-wire transistors, offering a
better electrostatic control of the channel by the gate and allowing
the reduction of channel doping, which is the dominant source of
statistical variability [1,2,4].
The introduction of 3D transistor architectures offers additional de-
sign challenges due to the fact that side and top interface properties
can differ as a result of the different crystal orientations [5]. Speciﬁcally
for the b110N channel orientation, different interface roughness leads
to differentmobilities at the top and at the side interfaces of the transis-
tor. Also the different symmetry of the band structure results in orienta-
tion dependent quantum conﬁnement effects and therefore it is
expected that the charge distribution and the transport properties are
different for each crystal orientation. In addition atomic density, dan-
gling bond density, and roughness are different and therefore traps
are more likely to be created at the crystal planes perpendicular to the
b110N direction [5,6].).Moreover, the oxide reliability manifestation has also changed
with downscaling, emphasising the discrete degradation steps now
routinely measured for ultra-scaled transistors, corresponding to in-
dividual trapped charges [6–8]. Due to the scaled transistor dimen-
sions and capacitor values, single trapping events can induce a
critical change in device performances, therefore limiting the circuit
design windows.
It is, therefore, of paramount importance to develop suitable
frameworks for simulation and understanding of these phenomena
at atomic scale. In this paper we evaluate the steady state reliability
of NWTs at TCAD level by means of statistical simulations within a
Schrödinger corrected drift-diffusion (DD) framework. The Random
Telegraph Noise (RTN) behaviour is investigated as well as the
multi-trap degradation responsible for the Bias Temperature Insta-
bilities (BTI). Poisson–Schrödinger results are compared to classical
drift diffusion simulation, emphasising the importance of the crystal
orientation.
2. Methodology
The investigated ‘template’ device is a square NWTwith 5 nm chan-
nel width, a 10 nm gate length, a 0.8 nm equivalent oxide thickness and
a 1015/cm3 net channel doping. The device geometry is illustrated in
Fig. 1. We use the Gold Standard Simulations (GSS) 3D TCAD simulator
GARAND. The simulation ﬂow is illustrated in Fig. 2; classical drift dif-
fusion simulations, which may include also a ﬁrst guess of density-
gradient electron masses correction are used to provide an initial solu-
tion to the Poisson–Schrödinger (PS) solver [9]. In this paper we use a
valley reduction technique, eliminating the upper valleys (L- and Γ-
valleys) of the silicon conduction band to speed up the solution. For
Fig. 1. Poisson–Schrödinger obtained potential of a 5 × 5 nm square nanowire at Vd =
0.05 V and Vg = 0.8 V with a b100N channel orientation.
Fig. 3. Linear and logarithmical plots of drain current Id characteristic for drift-diffusion
(DD) simulations and Poisson–Schrödinger corrected DD (PS) for the two channel
orientation b100N and b110N.
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with the simulated dimensions contain the majority of charge, are
solved. In post-PS solution, a quantum correction potential is obtain-
ed utilising the Schrödinger solution and then used within the quan-
tum corrected drift-diffusion iterations. The simulated current–
voltage characteristics are presented in Fig. 3 for the classical simula-
tions and for Schrödinger corrected drift-diffusion simulations. Of
course for such nanometric devices the classical approach is inaccu-
rate and we present it only to emphasise the impact of the quantum
conﬁnement on the charge distribution and the electrostatic effects,
in order to highlight the feature related to our reliability simulations
in different crystal orientations. The charge distribution at Vg =
0.6 V is presented in Fig. 4 comparing the results obtained from the
classical, density gradient corrected DD, and Poisson–Schrödinger
simulations in the b100N and b110N channel orientations. Note
that the electron masses used in the density gradient correction are
initial guesses. As it can be seen, comparing the three methodologies
emphasises the necessity of a full quantum approach and of a crystal
orientation aware design.Fig. 2. Schrödinger corrected drift-diffusion framework also allows the calibrati3. Results
In order to investigate the impact of the crystal orientation on
steady-state RTN and BTI effects, we have generated a sample of hun-
dred randomly distributed interface traps; however the probability of
having a trap on the side interfaces in the b110N channel orientation
is twice more probable compared to the b100N channel orientation,
following measurement results and this effect enhances the quantum
conﬁnement differences between these two crystal orientations. Results
are presented in Fig. 5 and Table 1, showing larger impact and broader
dispersion on Vt for the quantum simulations, because of the higher
spatial conﬁnement of the charge distribution particularly in the
b110N orientation, as shown in Fig. 4. Indeed in the classical approach,
no quantum effects are accounted for, so that the charge concentrates in
a 2D sheet near the interfaces; whereas PS obtained charge distribution
spread in a volume in the centre of thewire, progressively formedwhen
inverting the channel. As a result, a ﬁxed charge in the PS framework
causes more impact than in the classical approach.on of density-gradient masses for computationally efﬁcient DD framework.
Fig. 4. Electron density at Vg = 0.6 V for drift-diffusion (DD), density-gradient corrected
(DG) and Poisson–Schrödinger (PS) simulations for the two channel orientation b100N
and b110N.
Table. 1
Average and standard deviation of single trap induced threshold voltage shifts for bothDD
and PS approaches in the two investigated crystal orientations.
b100N b110N
DD PS DD PS
bΔVtN (mV) 14.7 17.3 15.4 18.5
σ(ΔVt) (mV) 5.0 6.5 5.0 6.6
bΔIonN (μA) −0.010 −0.006 −0.010 −0.006
σ bΔIonN (μA) 0.004 0.003 0.004 0.003
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classical DD one because the inversion layer is pushed away from the in-
terface. For the same reason the difference between the orientations is
much lower in the classical case and the sample size has to be increased
to reach a conclusion on this point.
Figs. 6 and 7 explain the reasons for the observeddispersion inΔVt in
the two crystal orientations. Since the potential barrier modulation be-
tween source and drain is responsible for the device threshold voltage,
the maximum trap impact occurs for a charge located at the top of
this barrier which is located in the middle of the NWT channel, as can
be seen in Fig. 6. Fig. 7 shows the single trap impact distribution along
the Y and Z axes of the device. As previously mentioned the dispersion
of DD obtained trap impact is lower than the PS results. Indeed due toFig. 5. Top: single trap induced threshold voltage shifts ΔVt and bottom: on current ΔIon
shifts for Schrödinger corrected DD and drift-diffusion frameworks in both channel
orientations.this charge conﬁnement at the interfaces, corner traps and central
traps insert more or less the same impact. On the contrary in the PS ap-
proach, corner traps are farer away from the inverted part of the chan-
nel compare to central traps which results in the observed broader
dispersion. Additionally the effects of the different crystal orientation
dependent geometries of the inversion volume, shown in Fig. 4, can be
observed again in the distribution of the trap impact in Fig. 7.
In Fig. 8 we repeat this experiment for BTI like steady state impact of
trapped charges at average trapped charge density of 1 × 1012 cm−2 in
the b100N channel orientation. For the b110N one, double the density
of traps are placed at the sidewall interface corresponding to a trap den-
sity of 1.5 × 1012 cm−2. In this case we can clearly see the speciﬁc effect
of the quantum conﬁnement, leading to higher impact on Ion within the
DD framework whereas the higher trap density on the b110N channel
sidewalls leads to higher impact on the threshold voltage when the in-
version layer is not fully formed. Table 2 provides the threshold voltage
and on-current average and standard deviation for DD and PS ap-
proaches for both orientations. Table 3 and Fig. 9 extendour observation
to higher trap densities, namely 2 × 1012 cm−2 for the b100N and
3 × 1012 cm−2 for the b110N. While the difference between trap densi-
ties increases, the average impact difference increases as well. The dif-
ference in the impact dispersion is, however, slightly reduced. Fig. 10
presents a comparison between DD and PS simulated impacts for theFig. 6. Single trap impact comparison between PS and DD approaches in the b100N (top)
and b110N (bottom) orientations.
Fig. 7. Single trap impact comparison between PS and DD approaches in the b100N (top) and b110N (bottom) orientations.
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c) 2 × 1012 cm−2 for the b100N orientation (respectively
b) 1.5 × 1012 cm−2 and c) 3 × 1012 cm−2 in the b110N orientation).
The difference between DD and PS for the threshold voltage impact is
decreasing when increasing the number of traps, whereas it is remain-
ing constant in the case of the ON current. This can be understood byFig. 8. Top: multi-trap induced threshold voltage shifts ΔVt and bottom: on current ΔIon
shifts for Schrödinger corrected DD and DD frameworks. Sidewalls have twice more
traps in the b110N orientation.considering the inversion layer formation: while it is fully formed at
high gate bias, leading to the constant DD/PS difference in the trap im-
pact on current, it is actually forming around threshold and, because
of the charged traps which decay the threshold voltage, it is actually
less formed for higher trapdensities at a constant Vg. Thus the difference
in the DD/PS trap impact on the threshold voltage becomes lower and
lower when increasing the trap density. Fig. 10 shows also the increas-
ing difference between the orientations, when increasing the trap den-
sity, for this also increases the difference between traps densities in the
two orientation.
Figs. 11 and 12 summarize the conclusions of this work, showing the
devices presenting the maximum impact respectively on threshold and
on the ON current. Presented slices have been cut at the trap positions,
illustrating the combination of their impact to obtain the maximum ef-
fect on the device.Table. 2
Average and standard deviation of multi-trap induced threshold voltage shifts for both DD
and PS approaches in the two investigated crystal orientations.
b100N b110N
DD PS DD PS
bΔVtN (mV) 28.4 32.5 42.2 48.2
σ(ΔVt) (mV) 8.0 9.0 9.5 10.7
bΔIonN (μA) −0.022 −0.013 −0.033 −0.019
σ bΔIonN (μA) 0.006 0.005 0.007 0.005
Table. 3
Average and standard deviation of multi-trap induced threshold voltage shifts for both DD
and PS approaches in the two investigated crystal orientations.
b100N b110N
DD PS DD PS
bΔVtN (mV) 56.4 62.5 82.4 92.2
σ(ΔVt) (mV) 13.3 13.5 14.2 14.6
bΔIonN (μA) −0.045 −0.028 −0.073 −0.043
σ bΔIonN (μA) 0.009 0.007 0.013 0.008
Fig. 9. Top: multi-trap induced threshold voltage shifts ΔVt and bottom: on current ΔIon
shifts for Schrödinger corrected DD and DD frameworks. Sidewalls have twice more
traps in the b110N orientation.
Fig. 10. Top: multi-trap induced threshold voltage shifts ΔVt and bottom: on current ΔIon
shifts for Schrödinger corrected DD and DD frameworks. Sidewalls have twice more traps
in the b110N orientation.
Fig. 11. Top: b110N oriented device featuring themaximumVT shift from a 3 × 1012 cm−2
trap density; wire coloured by potential at threshold, surrounding transparent volumes il-
lustrate gate and spacers positions. Bottom: comparison between PS and DD obtained
electrons densities for fresh and degraded device across thewire at a central trap position.
Fig. 12. Top: b110N oriented device featuring themaximum ION shift froma 3×1012 cm−2
trap density; coloured by potential. Bottom: comparison between PS and DD obtained
electrons densities for fresh and degraded device across thewire at a central trap position.
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Quantum effects are dominant in aggressively-scaled NWTs. In this
paper we have presented results of Schrödinger corrected drift-
diffusion simulations compared to the classical approach. As different
channel orientations exhibit different conﬁnement depending on the
direction, the RTN and BTI impacts differ as well. Moreover the higher
dangling bonddensity and roughness at the b110N channel sidewall in-
terfaces lead to higher impact on the threshold voltage while at higher
gate biases these two effects are combined. Further efforts are needed
towards full-scale quantum transport simulation using non-equilibrium
green functions. Regarding statistical simulations the density gradient
masses need to be accurately calibrated in order to test the validity of
this approach and proceed to large sample simulations, including the
impact of statistical variability on RTN and BTI.
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